


SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

- Wide Bandwidth . . . 10 MHz
- High Output Drive
  - I<sub>OH</sub> . . . 57 mA at V<sub>DD</sub> 1.5 V
  - I<sub>OL</sub> . . . 55 mA at 0.5 V
- High Slew Rate
  - SR+...16 V/μs
  - SR-...19 V/μs
- Wide Supply Range . . . 4.5 V to 16 V
- Supply Current . . . 1.9 mA/Channel
- Ultralow Power Shutdown Mode
   I<sub>DD</sub> . . . 125 μA/Channel
- Low Input Noise Voltage . . . 7 nV√Hz
- Input Offset Voltage . . . 60 μV
- Ultra-Small Packages
  - 8 or 10 Pin MSOP (TLC070/1/2/3)

#### **Operational Amplifier**



#### description

The first members of Tl's new BiMOS general-purpose operational amplifier family are the TLC07x. The BiMOS family concept is simple: provide an upgrade path for BiFET users who are moving away from dual-supply to single-supply systems and demand higher ac and dc performance. With performance rated from 4.5 V to 16 V across commercial (0°C to 70°C) and an extended industrial temperature range (−40°C to 125°C), BiMOS suits a wide range of audio, automotive, industrial and instrumentation applications. Familiar features like offset nulling pins, and new features like MSOP PowerPAD™ packages and shutdown modes, enable higher levels of performance in a variety of applications.

Developed in TI's patented LBC3 BiCMOS process, the new BiMOS amplifiers combine a very high input impedance low-noise CMOS front end with a high-drive bipolar output stage, thus providing the optimum performance features of both. AC performance improvements over the TL07x BiFET predecessors include a bandwidth of 10 MHz (an increase of 300%) and voltage noise of 7 nV/ $\sqrt{\text{Hz}}$  (an improvement of 60%). DC improvements include a factor of 4 reduction in input offset voltage down to 1.5 mV (maximum) in the standard grade, and a power supply rejection improvement of greater than 40 dB to 130 dB. Added to this list of impressive features is the ability to drive  $\pm 50$ -mA loads comfortably from an ultrasmall-footprint MSOP PowerPAD package, which positions the TLC07x as the ideal high-performance general-purpose operational amplifier family.

#### **FAMILY PACKAGE TABLE**

DEVICE	NO. OF	PACKAGE TYPES				CHILTDOWN	UNIVERSAL
DEVICE	CHANNELS	MSOP	PDIP	SOIC	TSSOP	SHUTDOWN	EVM BOARD
TLC070	1	8	8	8	_	Yes	
TLC071	1	8	8	8	_		
TLC072	2	8	8	8	_	_	Refer to the EVM
TLC073	2	10	14	14	_	Yes	Selection Guide (Lit# SLOU060)
TLC074	4	-     14     14     20     -		(			
TLC075	4	_	16	16	20	Yes	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### **TLC070 and TLC071 AVAILABLE OPTIONS**

	PACKAGED DEVICES						
TA	SMALL OUTLINE (D)†	SMALL OUTLINE (DGN)†	SYMBOL	PLASTIC DIP (P)			
0°C to 70°C	TLC070CD TLC071CD	TLC070CDGN TLC071CDGN	xxTIACS xxTIACU	TLC070CP TLC071CP			
4000 to 40500	TLC070ID TLC071ID	TLC070IDGN TLC071IDGN	xxTIACT xxTIACV	TLC070IP TLC071IP			
−40°C to 125°C	TLC070AID TLC071AID	_ _	_	TLC070AIP TLC071AIP			

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC070CDR).

#### **TLC072 and TLC073 AVAILABLE OPTIONS**

	PACKAGED DEVICES								
TA	SMALL	MSOP				PLASTIC	PLASTIC		
	OUTLINE (D) <sup>†</sup>	(DGN)†	SYMBOL‡	(DGQ)†	SYMBOL‡	DIP (N)	DIP (P)		
0°C to 70°C	TLC072CD TLC073CD	TLC072CDGN	xxTIADV —	— TLC073CDGQ	— xxTIADX	— TLC073CN	TLC072CP —		
40°C to 40°C	TLC072ID TLC073ID	TLC072IDGN —	xxTIADW —	 TLC073IDGQ	— xxTIADY	TLC073IN	TLC072IP —		
-40°C to 125°C	TLC072AID TLC073AID		_ _	_ _	_ _	— TLC073AIN	TLC072AIP —		

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC072CDR).

#### **TLC074 and TLC075 AVAILABLE OPTIONS**

	PAC	PACKAGED DEVICES					
TA	SMALL OUTLINE	PLASTIC DIP	TSSOP				
	(D) <sup>†</sup>	(N)	(PWP)†				
0°C to 70°C	TLC074CD	TLC074CN	TLC074CPWP				
	TLC075CD	TLC075CN	TLC075CPWP				
-40°C to 125°C	TLC074ID	TLC074IN	TLC074IPWP				
	TLC075ID	TLC075IN	TLC075IPWP				
-40 C to 125 C	TLC074AID	TLC074AIN	TLC074AIPWP				
	TLC075AID	TLC075AIN	TLC075AIPWP				


<sup>†</sup>This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC074CDR).



<sup>‡</sup>xx represents the device date code.


SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### **TLC07x PACKAGE PINOUTS**



#### **TYPICAL PIN 1 INDICATORS**

NC - No internal connection





SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	17 V
Differential input voltage range, V <sub>ID</sub>	
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### NOTE 1: All voltage values, except differential voltages, are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	θJC	θJA (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING
D (8)	38.3	176	710 mW
D (14)	26.9	122.3	1022 mW
D (16)	25.7	114.7	1090 mW
DGN (8)	4.7	52.7	2.37 W
DGQ (10)	4.7	52.3	2.39 W
N (14, 16)	32	78	1600 mW
P (8)	41	104	1200 mW
PWP (20)	1.40	26.1	4.79 W

#### recommended operating conditions

		MIN	MAX	UNIT	
Owner have a Marine AV	Single supply	4.5	16	.,	
Supply voltage, V <sub>DD</sub>	Split supply	±2.25	±8	V	
Common-mode input voltage, V <sub>ICR</sub>		+0.5	V <sub>DD</sub> -0.8	V	
Shutdown on/off voltage level <sup>‡</sup>	VIH	2		V	
Shutdown on/on voltage level+	$V_{OL}$	±2.25 ±8	V		
- · · · · ·	C-suffix	0	70	°C	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	125	, J	

<sup>‡</sup> Relative to the voltage on the GND terminal of the device.

SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			TLC070/1/2/3,	25°C		390	1900	
Vio	Input offeet velters	V <sub>DD</sub> = 5 V,	TLC074/5	Full range			3000	μV
VIO	Input offset voltage	$V_{IC} = 2.5 V$ ,	TLC070/1/2/3A,	25°C		390	1400	
		$V_{O} = 2.5 \text{ V},$ $R_{S} = 50 \Omega$	TLC074/5A	Full range			2000	
ανιο	Temperature coefficient of input offset voltage	RS = 50.22				1.2		μV/°C
				25°C		0.7	50	
lιΟ	Input offset current	V <sub>DD</sub> = 5 V,	TLC07XC	Full reasons			100	рΑ
		$V_{IC} = 2.5 \text{ V},$	TLC07XI	Full range			700	
		$V_0 = 2.5 V$		25°C		1.5	50	
I <sub>IB</sub>	Input bias current	$R_S = 50 \Omega$	TLC07XC	Full reserve			100	pА
			TLC07XI	Full range			700	
.,		<b>D</b> 500		25°C	0.5 to 4.2			
V <sub>ICR</sub> Common-mode inp	Common-mode input voltage	R <sub>S</sub> = 50 Ω		Full range	0.5 to 4.2			V
				25°C	4.1	4.3		
			$I_{OH} = -1 \text{ mA}$	Full range	3.9			
				25°C	3.7	4		
			$I_{OH} = -20 \text{ mA}$	Full range	3.5			
∨он	High-level output voltage	V <sub>IC</sub> = 2.5 V	J 25 m A	25°C	3.4	3.8		V
			$I_{OH} = -35 \text{ mA}$	Full range	3.2			-
			I <sub>OH</sub> = -50 mA	25°C	3.2	3.6		
				−40°C to 85°C	3			
			I <sub>OL</sub> = 1 mA	25°C		0.18	0.25	
			IOL - I IIIA	Full range			0.35	
			I <sub>OL</sub> = 20 mA	25°C		0.35	0.39	
			10L = 20 11/1	Full range			0.45	
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V	I <sub>OL</sub> = 35 mA	25°C		0.43	0.55	V
			10L = 00 IIIA	Full range			0.7	
				25°C		0.48	0.63	
			I <sub>OL</sub> = 50 mA	–40°C to 85°C			0.7	
loo	Short circuit output ourront	Sourcing		25°C		100		m ^
los	Short-circuit output current	Sinking				100		mA
	Output current	V <sub>OH</sub> = 1.5 V from posi	tive rail	25°C		57		mΛ
Ю	Output current	V <sub>OL</sub> = 0.5 V from nega	ative rail	25°C		55		mA

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted) (continued)

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
Δ	Large-signal differential voltage	V 2.V	D. 401-0	25°C	100	120		dB
AVD	amplification	$V_{O(PP)} = 3 V,$ RL	$R_L = 10 \text{ k}\Omega$	Full range	100			uБ
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz		25°C		22.9		pF
z <sub>0</sub>	Closed-loop output impedance	f = 10 kHz,	Ay = 10	25°C		0.25		Ω
	Common-mode rejection ratio	V <sub>IC</sub> = 1 to 3 V,	R <sub>S</sub> = 50 Ω	25°C	80	95		dB
CMRR				Full range	80			
I.	Supply voltage rejection ratio	$V_{DD} = 4.5 \text{ V to } 16 \text{ V},$	$V_{IC} = V_{DD}/2$ ,	25°C	80	100		-ID
ksvr	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	80			dB
l	Supply current (per channel)	Va - 2.5.V	No load	25°C		1.9	2.5	mA
<sup>I</sup> DD	Supply current (per channel)	$V_{O} = 2.5 \text{ V},$		Full range			3.5	IIIA
lan (au mun)	Supply current in shutdown mode (per channel)	<u>SHDN</u> ≤ 0.8 V		25°C		125	200	^
<sup>I</sup> DD(SHDN)	(TLC070, TLC073, TLC075)	3⊓DN ≥ 0.0 V		Full range			250	μА

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
SR+	Positive slew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V},$	C <sub>L</sub> = 50 pF,	25°C	10	16		V/μs	
SK+	Positive siew rate at unity gain	R <sub>L</sub> = 10 kΩ		Full range	9.5			V/μS	
SR-	Negative slew rate at unity gain		$C_L = 50 pF$ ,	25°C	12.5	19		V/μs	
SK-	Negative siew rate at unity gain	$R_L = 10 \text{ k}\Omega$		Full range	10			ν/μ5	
Vn	Equivalent input noise voltage	f = 100 Hz		25°C		12		nV/√ <del>Hz</del>	
٧n	Equivalent input hoise voltage	f = 1 kHz		25°C		7		110/ 1112	
In	Equivalent input noise current	f = 1 kHz		25°C		0.6		fA/√Hz	
		V <sub>O(PP)</sub> = 3 V,	A <sub>V</sub> = 1			0.002%			
THD + N	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$ and 250 $\Omega$ ,	A <sub>V</sub> = 10	25°C		0.012%			
		f = 1 kHz	A <sub>V</sub> = 100			0.085%			
t(on)	Amplifier turnon time <sup>‡</sup>	D. 40 kO		25°C		0.15		μs	
t(off)	Amplifier turnoff time‡	$R_L = 10 \text{ k}\Omega$		25°C		1.3		μs	
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		10		MHz	
		V(STEP)PP = 1 V, A <sub>V</sub> = -1,	0.1%			0.18		ı	
	Settling time	$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	25°C		0.39		μs	
t <sub>S</sub>	Setting time	V(STEP)PP = 1 V, Ay = -1,	0.1%	250		0.18			
		$C_L = 47 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			0.39			
	Di-	$R_L = 10 \text{ k}\Omega$ ,	$C_L = 50 pF$			32°			
φm	Phase margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	25°C		40°			
	Coin marain	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 50 pF	25°C		2.2		dB	
	Gain margin	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	7 25 6		3.3		ub	

Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

<sup>&</sup>lt;sup>‡</sup> Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.

SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

### electrical characteristics at specified free-air temperature, $V_{DD}$ = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			TLC070/1/2/3,	25°C		390	1900	
\	lanut affect valle ve	V <sub>DD</sub> = 12 V	TLC074/5	Full range			3000	μV
VIO	Input offset voltage	$V_{IC} = 6 V$	TLC070/1/2/3A,	25°C		390	1400	
		$V_O = 6 \text{ V},$ $R_S = 50 \Omega$	TLC074/5A	Full range			2000	
ανιο	Temperature coefficient of input offset voltage	RS = 50.22				1.2		μV/°C
				25°C		0.7	50	
liO	Input offset current	V <sub>DD</sub> = 12 V	TLC07xC	Full rooms			100	pА
		V <sub>IC</sub> = 6 V,	TLC07xI	Full range			700	
		V <sub>O</sub> = 6 V,		25°C		1.5	50	
I <sub>IB</sub>	Input bias current	$R_S = 50 \Omega$	TLC07xC	Full range			100	pΑ
			TLC07xI	Full rarige			700	
				25°C	0.5 to 11.2			
VICR	Common-mode input voltage	$R_S = 50 \Omega$		0.5			V	
				Full range	to 11.2			
			I <sub>OH</sub> = -1 mA	25°C	11.1	11.2		- - - - - V
			-Оп	Full range	11			
			I <sub>OH</sub> = -20 mA	25°C	10.8	10.9		
\	I liab laval autoritisation	\/ 6\/	I <sub>OH</sub> = -35 mA	Full range	10.7	15 =		
VOH	High-level output voltage	VIC = 6 V		25°C	10.6	10.7		
				Full range	10.3	40.5		
			I <sub>OH</sub> = -50 mA	25°C	10.4	10.5		
			IOH30 IIIA	−40°C to 85°C	10.3			
			I <sub>OL</sub> = 1 mA	25°C		0.17	0.25	
			.OL = 1 111/1	Full range			0.35	
			I <sub>OL</sub> = 20 mA	25°C		0.35	0.45	
],,			<u> </u>	Full range			0.5	.,
VOL	Low-level output voltage	V <sub>IC</sub> = 6 V	I <sub>OL</sub> = 35 mA	25°C		0.4	0.52	V
			JL 13	Full range			0.6	
			I <sub>OL</sub> = 50 mA	25°C		0.45	0.6	
				–40°C to 85°C			0.65	
loo	Chart aircuit autaut aurrant	Sourcing		25°C		150		m ^
los	Short-circuit output current	Sinking		25°C		150		mA
lo	Output current	V <sub>OH</sub> = 1.5 V from pos		25°C		57		mA
Ю	Output current	VOL = 0.5 V from nega	ative rail	25°C		55		IIIA

<sup>†</sup> Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix. If not specified, full range is –40°C to 125°C.



SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 12 V (unless otherwise noted) (continued)

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
Δ	Large-signal differential voltage	V 9.V	D: 401-0	25°C	120	140		dB
AVD	amplification	$V_{O(PP)} = 8 V,$	$R_L = 10 \text{ k}\Omega$	Full range	120			aв
ri(d)	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz		25°C		21.6		pF
z <sub>0</sub>	Closed-loop output impedance	f = 10 kHz,	Ay = 10	25°C		0.25		Ω
01400	Common-mode rejection ratio	V <sub>IC</sub> = 1 to 10 V,	R <sub>S</sub> = 50 Ω	25°C	80	100		dB
CMRR				Full range	80			
le	Supply voltage rejection ratio	$V_{DD} = 4.5 \text{ V to } 16 \text{ V},$	$V_{IC} = V_{DD}/2$ ,	25°C	80	100		dB
<sup>k</sup> SVR	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	80			ав
Inn	Supply current (per channel)	V <sub>O</sub> = 7.5 V,	No load	25°C		2.1	2.9	mA
<sup>I</sup> DD	Supply current (per channel)	VO = 7.5 V,	NO IOAU	Full range			3.5	ША
lan (ount)	Supply current in shutdown mode (TLC070, TLC073,	SHDN ≤ 0.8 V		25°C		125	200	^
IDD(SHDN)	TLC075) (per channel)	31 IDIN ≤ 0.0 V		Full range			250	μΑ

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

### operating characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 12 V (unless otherwise noted)

PARAMETER		TEST CONDIT	T <sub>A</sub> †	MIN	TYP	MAX	UNIT		
SR+	Positive slew rate at unity gain	$V_{O(PP)} = 2 V,$	C <sub>L</sub> = 50 pF,	25°C	10	16		V/μs	
		R <sub>L</sub> = 10 kΩ		Full range	9.5				
SR-	Negative slew rate at unity gain	$V_{O(PP)} = 2 V$	$C_{L} = 50 \text{ pF},$	25°C	12.5	19		V/μs	
		R <sub>L</sub> = 10 kΩ		Full range	10				
.,	Equivalent input noise voltage	f = 100 Hz	25°C		12		nV/√ <del>Hz</del>		
Vn		f = 1 kHz	25°C	7			IIV/ \\ \		
In	Equivalent input noise current	f = 1 kHz	25°C	0.6			fA/√Hz		
	Total harmonic distortion plus noise	V <sub>O(PP)</sub> = 8 V,	A <sub>V</sub> = 1		0.002%				
THD + N		$R_L = 10$ kΩ and 250 Ω,	A <sub>V</sub> = 10	25°C	0.005%				
		f = 1 kHz	A <sub>V</sub> = 100			0.022%			
t(on)	Amplifier turnon time <sup>‡</sup>	D. 401-0		25°C		0.47		μs	
t(off)	Amplifier turnoff time‡	$R_L = 10 \text{ k}\Omega$		25°C	2.5		μs		
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \text{ k}\Omega$	25°C		10		MHz	
t <sub>s</sub>	Settling time	V(STEP)PP = 1 V, A <sub>V</sub> = -1,	0.1%			0.17		μs	
		$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%	25°C		0.22			
		V(STEP)PP = 1 V, Ay = -1,	0.1%	25 0		0.17			
		$C_L = 47 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			0.29			
φm	Phase margin	$R_L = 10 \text{ k}\Omega$ ,	$C_L = 50 pF$			37°			
		$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 0 pF	25°C		42°			
	Coin mannin	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 50 pF	0500		3.1		dB	
	Gain margin	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 0 pF	25°C		4			

TFull range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.


## TLC070, TLC071, TLC072, TLC073, TLC074, TLC075, TLC07xA FAMILY OF WIDE-BANDWIDTH HIGH-OUTPUT-DRIVE SINGLE SUPPLY OPERATIONAL AMPLIFIERS SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004


#### **TYPICAL CHARACTERISTICS**


### **Table of Graphs**


			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2
lio	Input offset current	vs Free-air temperature	3, 4
I <sub>IB</sub>	Input bias current	vs Free-air temperature	3, 4
Vон	High-level output voltage	vs High-level output current	5, 7
VOL	Low-level output voltage	vs Low-level output current	6, 8
Z <sub>o</sub>	Output impedance	vs Frequency	9
I <sub>DD</sub>	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
CMRR	Common-mode rejection ratio	vs Frequency	12
Vn	Equivalent input noise voltage	vs Frequency	13
VO(PP)	Peak-to-peak output voltage	vs Frequency	14, 15
	Crosstalk	vs Frequency	16
	Differential voltage gain	vs Frequency	17, 18
	Phase	vs Frequency	17, 18
φm	Phase margin	vs Load capacitance	19, 20
	Gain margin	vs Load capacitance	21, 22
	Gain-bandwidth product	vs Supply voltage	23
SR	Slew rate	vs Supply voltage vs Free-air temperature	24 25, 26
		vs Frequency	27, 28
THD + N	Total harmonic distortion plus noise	vs Peak-to-peak output voltage	29, 30
	Large-signal follower pulse response		31, 32
	Small-signal follower pulse response		33
	Large-signal inverting pulse response		34, 35
	Small-signal inverting pulse response		36
	Shutdown forward isolation	vs Frequency	37, 38
	Shutdown reverse isolation	vs Frequency	39, 40
		vs Supply voltage	41
	Shutdown supply current	vs Free-air temperature	42
	Shutdown pulse	43, 44	


SLOS219D – JUNE 1999 – REVISED FEBRUARY 2004

















































SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004



























SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### TYPICAL CHARACTERISTICS

#### LARGE SIGNAL INVERTING **PULSE RESPONSE**



LARGE SIGNAL INVERTING **PULSE RESPONSE** 



**SMALL SIGNAL INVERTING PULSE RESPONSE** 







Figure 34

SHUTDOWN FORWARD **ISOLATION** 




SHUTDOWN FORWARD **ISOLATION** 







SHUTDOWN REVERSE










#### SHUTDOWN REVERSE **ISOLATION** vs


**FREQUENCY** 



#### SHUTDOWN SUPPLY CURRENT


Figure 38

### ٧s




### SHUTDOWN SUPPLY CURRENT


### FREE-AIR TEMPERATURE





#### TYPICAL CHARACTERISTICS





#### PARAMETER MEASUREMENT INFORMATION





Figure 45

#### **APPLICATION INFORMATION**

#### input offset voltage null circuit

The TLC070 and TLC071 has an input offset nulling function. Refer to Figure 46 for the diagram.



NOTE A: R1 = 5.6 k $\Omega$  for offset voltage adjustment of  $\pm 10$  mV. R1 = 20 k $\Omega$  for offset voltage adjustment of  $\pm 3$  mV.

Figure 46. Input Offset Voltage Null Circuit



#### **APPLICATION INFORMATION**

#### driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series ( $R_{NULL}$ ) with the output of the amplifier, as shown in Figure 47. A minimum value of 20  $\Omega$  should work well for most applications.




Figure 47. Driving a Capacitive Load

#### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 48. Output Offset Voltage Model

#### **APPLICATION INFORMATION**

#### high speed CMOS input amplifiers

The TLC07x is a family of high-speed low-noise CMOS input operational amplifiers that has an input capacitance of the order of 20 pF. Any resistor used in the feedback path adds a pole in the transfer function equivalent to the input capacitance multiplied by the combination of source resistance and feedback resistance. For example, a gain of –10, a source resistance of 1 k $\Omega$ , and a feedback resistance of 10 k $\Omega$  add an additional pole at approximately 8 MHz. This is more apparent with CMOS amplifiers than bipolar amplifiers due to their greater input capacitance.


This is of little consequence on slower CMOS amplifiers, as this pole normally occurs at frequencies above their unity-gain bandwidth. However, the TLC07x with its 10-MHz bandwidth means that this pole normally occurs at frequencies where there is on the order of 5 dB gain left and the phase shift adds considerably.

The effect of this pole is the strongest with large feedback resistances at small closed loop gains. As the feedback resistance is increased, the gain peaking increases at a lower frequency and the 180° phase shift crossover point also moves down in frequency, decreasing the phase margin.

For the TLC07x, the maximum feedback resistor recommended is 5 k $\Omega$ ; larger resistances can be used but a capacitor in parallel with the feedback resistor is recommended to counter the effects of the input capacitance pole.

The TLC073 with a 1-V step response has an 80% overshoot with a natural frequency of 3.5 MHz when configured as a unity gain buffer and with a  $10-k\Omega$  feedback resistor. By adding a 10-pF capacitor in parallel with the feedback resistor, the overshoot is reduced to 40% and eliminates the natural frequency, resulting in a much faster settling time (see Figure 49). The 10-pF capacitor was chosen for convenience only.

Load capacitance had little effect on these measurements due to the excellent output drive capability of the TLC07x.






Figure 49. 1-V Step Response

#### **APPLICATION INFORMATION**

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 50).




Figure 50. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 51. 2-Pole Low-Pass Sallen-Key Filter

SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### **APPLICATION INFORMATION**

#### shutdown function

Three members of the TLC07x family (TLC070/3/5) have a shutdown terminal ( $\overline{SHDN}$ ) for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 125  $\mu$ A/channel, the amplifier is disabled, and the outputs are placed in a high-impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to the voltage on the GND terminal of the device. Therefore, when operating the device with split supply voltages (e.g.  $\pm 2.5$  V), the shutdown terminal needs to be pulled to  $V_{DD}$ – (not system ground) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figures 43 and 44. The amplifier is powered with a single 5-V supply and is configured as noninverting with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and quad are listed in the data tables.

Figures 37, 38, 39, and 40 show the amplifier's forward and reverse isolation in shutdown. The operational amplifier is configured as a voltage follower ( $A_V = 1$ ). The isolation performance is plotted across frequency using 0.1  $V_{PP}$ , 2.5  $V_{PP}$ , and 5  $V_{PP}$  input signals at  $\pm 2.5$  V supplies and 0.1  $V_{PP}$ , 8  $V_{PP}$ , and 12  $V_{PP}$  input signals at  $\pm 6$  V supplies.

#### circuit layout considerations

To achieve the levels of high performance of the TLC07x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series
  inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
  thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of
  the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at
  the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.




#### **APPLICATION INFORMATION**

#### general PowerPAD design considerations

The TLC07x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 52(a) and Figure 52(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 52(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 52. Views of Thermally Enhanced DGN Package

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

#### Thermal Pad Area




Figure 53. PowerPAD PCB Etch and Via Pattern



SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### **APPLICATION INFORMATION**

#### general PowerPAD design considerations (continued)

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 53. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes (dual) or nine holes (quad) in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLC07x IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLC07x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the TLC07x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 54 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX} - T_{A}}{\theta_{JA}}\right)$$

Where:

 $P_D$  = Maximum power dissipation of TLC07x IC (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{\mbox{\scriptsize JC}}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)




SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### APPLICATION INFORMATION

general PowerPAD design considerations (continued)

### MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 54. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual or quad amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.

SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### **APPLICATION INFORMATION**

#### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$ , the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 1) and subcircuit in Figure 55 are generated using the TLC07x typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit


NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

PSpice and Parts are trademarks of MicroSim Corporation.



SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### **APPLICATION INFORMATION**




```
*DEVICE=TLC07X_5V, OPAMP, PJF, INT
                                                                                         0
                                                                                                  12 457.42E-6
                                                                                            11
                                                                                    0
                                                                                         6
                                                                                                  99 1.1293E-6
                                                                             gcm
                                                                                            10
 TLC07X – 5V operational amplifier "macromodel" subcircuit created using Parts release 8.0 on 12/16/99 at 08:38
                                                                                         10 dc
                                                                                                  183.67E-6
                                                                            iss
                                                                                         6
                                                                                            dc
                                                                                                   .806E-6
                                                                                    90
 Parts is a MicroSim product.
                                                                            hlim
                                                                                         0
                                                                                            vlim
                                                                                                  1K
                                                                            j1
j2
r2
                                                                                    11
                                                                                         2
1
9
                                                                                             10
                        non-inverting input
 connections:
                                                                                    12
                                                                                             10
                                                                                    6
                                                                                                   100.00E3
                          inverting input
                                                                                         11
                            positive power supply
                                                                            rd1
                                                                                                  2.1862E3
                                                                                                  2.1862E3
                              negative power supply
                                                                             rd2
                                                                                         12
                                                                                         5 10
99 10
                                                                                    8
7
                                output
                                                                            ro1
                                                                             ro2
                                                                                                  2.4728E3
                                                                             rp
                                                                                         4
.subckt TLC07X_5V 12345
                                                                                    10
                                                                                         99
                                                                                                   1.0889E6
                                                                             vb
                                                                                         0
                                                                                            dc
             12 4.8697E-12
7 8.0000E-12
c1
c2
                                                                                    3
                                                                                                  1.5410
                                                                            VC
                                                                                         53 dc
                                                                            ve
                                                                                         4
                                                                                            dc
                                                                                                   .84403
        10 99 4.0063E-12
CSS
                                                                            vlim
                                                                                         8
                                                                                            dc
 dc
             53 dy
                                                                            vlp
                                                                                    91
                                                                                         0
                                                                                            dc
                                                                                                  119
        54 5 dy
90 91 dx
de
dlp
                                                                                         92 dc
                                                                            vľn
                                                                                                  119
                                                                            .model dx
                                                                                         D(Is=800.00E-18)
                                                                                         D(Is=800.00E-18 Rs=1m Cjo=10p)
PJF(Is=117.50E-15 Beta=1.1391E-3 Vto=-1)
 dln
        92 90 dx
                                                                           .model
                                                                                    dy
dp
             3 dx
        99 0
                poly(2) (3,0) (4,0) 0 .5 .5
poly(5) vb vc ve vlp vln 0 6.9132E6 –1E3 1E3
egnd
                                                                                    jx2 PJF(ls=117.50E-15 Beta=1.1391E-3 Vto=-1)
                                                                           .ends
                 6E6 –6E6
```

Figure 55. Boyle Macromodel and Subcircuit

#### THERMAL PAD MECHANICAL DATA

#### DGQ (S-PDSO-G10)

#### **PowerPAD™ PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. For additional information on the PowerPAD™ package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

PowerPAD is a trademark of Texas Instruments




SLOS219D - JUNE 1999 - REVISED FEBRUARY 2004

#### THERMAL PAD MECHANICAL DATA

#### DGN (S-PDSO-G8)

#### **PowerPAD™ PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. For additional information on the PowerPAD™ package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


PowerPAD is a trademark of Texas Instruments



#### THERMAL PAD MECHANICAL DATA

#### PWP (R-PDSO-G20)

#### PowerPAD™ PLASTIC SMALL-OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. For additional information on the PowerPAD™ package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

PowerPAD is a trademark of Texas Instruments



### PWP (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to  $http://www.ti.com/sc/docs/package/pkg\_info.htm$ 

### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### DGQ (S-PDSO-G10) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-187.

PowerPAD is a trademark of Texas Instruments.



### DGN (S-PDSO-G8)

### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Falls within JEDEC MO-187


PowerPAD is a trademark of Texas Instruments.



#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **8 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLC070AID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC070AIDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC070AIP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC070CD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC070CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
TLC070CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TLC070CDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC070CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC070ID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC070IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
TLC070IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TLC070IDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC070IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC071AID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC071AIDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC071AIP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC071CD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC071CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIM
TLC071CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TLC071CDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC071CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC071ID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM





om 24-Feb-2005

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(</sup>
TLC071IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIN
TLC071IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TLC071IDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR Level-1-220C-UNLIM
TLC071IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC072AID	ACTIVE	SOIC	D	8	75	None	CU NIPDAU	Level-1-220C-UNLIN
TLC072AIDR	ACTIVE	SOIC	D	8	2500	None	CU NIPDAU	Level-1-220C-UNLIN
TLC072AIDRG4	ACTIVE	SOIC	D	8	2500	None	CU NIPDAU	Level-1-220C-UNLIN
TLC072AIP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC072CD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEA Level-1-220C-UNLIN
TLC072CDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIN
TLC072CDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIN
TLC072CDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEA Level-1-220C-UNLI
TLC072CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC072ID	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEA Level-1-220C-UNLIN
TLC072IDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	None	CU NIPDAU	Level-1-220C-UNLIN
TLC072IDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	None	CU NIPDAU	Level-1-220C-UNLIN
TLC072IDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEA Level-1-220C-UNLIN
TLC072IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC073AID	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEA Level-1-220C-UNLI
TLC073AIDR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEA Level-1-220C-UNLI
TLC073AIN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC073CD	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEA Level-1-220C-UNLI
TLC073CDGQ	ACTIVE	MSOP- Power PAD	DGQ	10	80	None	CU SNPB	Level-1-220C-UNLI
TLC073CDGQR	ACTIVE	MSOP- Power	DGQ	10	2500	None	CU SNPB	Level-1-220C-UNLII





.com 24-Feb-2005

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
		PAD						
TLC073CDR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC073CN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC073ID	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC073IDGQ	ACTIVE	MSOP- Power PAD	DGQ	10	80	None	CU SNPB	Level-1-220C-UNLIM
TLC073IDGQR	ACTIVE	MSOP- Power PAD	DGQ	10	2500	None	CU SNPB	Level-1-220C-UNLIM
TLC073IDR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC073IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC074AID	ACTIVE	SOIC	D	14	50	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074AIDR	ACTIVE	SOIC	D	14	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074AIDRG4	ACTIVE	SOIC	D	14	2500	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074AIN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPD	Level-NC-NC-NC
TLC074AIPWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074AIPWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074CD	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC074CDR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)		Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC074CN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPD	Level-NC-NC-NC
TLC074CPWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074CPWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074ID	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)		Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC074IDR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC074IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPD	Level-NC-NC-NC
TLC074IPWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TLC074IPWPR	PREVIEW	HTSSOP	PWP	20	2000	None	Call TI	Call TI
TLC075AID	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC075AIDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)		Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC075AIN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC075AIPWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TLC075AIPWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TLC075CD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM



#### PACKAGE OPTION ADDENDUM

24-Feb-2005

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLC075CDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC075CN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC075CPWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TLC075CPWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM
TLC075ID	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC075IDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TLC075IN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TLC075IPWP	ACTIVE	HTSSOP	PWP	20	70	None	CU NIPDAU	Level-1-220C-UNLIM
TLC075IPWPR	ACTIVE	HTSSOP	PWP	20	2000	None	CU NIPDAU	Level-1-220C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PWP (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to  $http://www.ti.com/sc/docs/package/pkg\_info.htm$ 

### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DGQ (S-PDSO-G10) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>>.
- E. Falls within JEDEC MO-187 variation BA-T.

PowerPAD is a trademark of Texas Instruments.



### DGN (S-PDSO-G8)

### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



# D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



# D (R-PDSO-G16)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# D (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated